ARAMA SONUÇLARI

Toplam 7 adet sonuçtan 7 tanesi görüntülenmektedir.

Arama








Yıllara göre arama

Özel Aralık Girişi
Multiplication circuit block design using reversible logic gates
Fen Bilimleri Enstitüsü, İstanbul Teknik Üniversitesi, 2022
BERKAY GÖNÜL
Ece Olcay Güneş Tez Yüksek Lisans Tamamlandı
Utilization of Contingency Tables in Stochastic Computing
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, Vol. 69, No. 6, Haziran 2022, s. 2942-2946, ISSN: 1549-7747
AYGÜN SERCAN, GÜNEŞ ECE OLCAY
Ece Olcay Güneş Özgün Makale Correlation Logic gates Arithmetic Hardware Mathematical models Encoding Computational modeling Binary similarity bitstream processing contingency table simulation stochastic computing
A Flexible and Lightweight Group Authentication Scheme
IEEE INTERNET OF THINGS JOURNAL, Vol. 7, No. 10, Ocak 2020, s. 11, ISSN: 2327-4662
AYDIN YÜCEL, KARABULUT KURT GÜNEŞ, ÖZDEMİR ENVER, YANIKÖMEROĞLU HALİM
Enver Özdemir Özgün Makale Authentication Cryptography Servers Internet of Things Sensors Logic gates Group authentication Internet of Things (IoT) massive machine type communication (mMTC) secret-sharing scheme
Agile Simulation of Stochastic Computing Image Processing With Contingency Tables
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, Vol. 42, No. 10, Ocak 2023, s. 5, ISSN: 0278-0070
AYGÜN SERCAN, NAJAFİ HASSAN, IMANI MOHSEN, GÜNEŞ ECE OLCAY
Ece Olcay Güneş Özgün Makale Computed tomography Correlation Image processing Integrated circuit modeling Computational modeling Stochastic processes Logic gates Computer-aided simulation contingency table (CT) image processing stochastic computing (SC)
Design of Logic Gates by Using a Four-Gate Thin Film Transistor (FG TFT)
2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2 Temmuz 2018
İLİK SADIK,GENCER FİKRET BAŞAR,YELTEN MUSTAFA BERKE
Mustafa Berke Yelten Tam metin bildiri
Implementation of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Reversible Gates
2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS), 1 Temmuz 2019
PARVİN SAJJAD,ALTUN MUSTAFA
Mustafa Altun Tam metin bildiri
Perfect Concurrent Fault Detection in CMOS Logic Circuits Using Parity Preservative Reversible Gates
IEEE Access, Vol. 7, Aralık 2019, s. 163939-163947, ISSN: 2169-3536
PARVİN SAJJAD,ALTUN MUSTAFA
Mustafa Altun Özgün Makale

İLETİŞİM BİLGİLERİ

İstanbul Teknik Üniversitesi Rektörlüğü İTÜ Ayazağa Kampüsü Rektörlük Binası, Maslak-Sarıyer / İstanbul Tel: +90 212 285 3930

İTÜ Bilgi İşlem Daire Başkanlığı ürünüdür © 2021